






The VOCM pin should be bypassed to the ground plane with a high quality 0.1µF ceramic capacitor.














The VOCM pin should be bypassed to the ground plane with a high quality 0.1µF ceramic capacitor.




Title			Video In		
Size	Number	Revision			
B	3				
Date:	7/10/2025	Sheet of			
File:	C:\Atium\CCD_DAQ\Video_In.SchDoc	Drawn By:			



Title: DAC			
Rev:	Number:	Revision:	
1:	4:		
File:	C:\Users\joe\Desktop\...	Sheet:	1 of 1



Title	JTAG, USB, Flash, Bank 0, Ethernet, Bank 14		
Size	Number	Revision	
C	5		
Date:	7/10/2025	Sheet of	1
File:	C:\Alum\CCD_DAQ\Xilinx_JTAG_Sch\Drawn By:		



All voltages >10v are divided by 10 and fed into the Telemetry mux inputs. All voltages <= 10v are fed directly to the Telemetry mux inputs.

Do not run digital signals under AD7328. AGND should run under AD7328. AGND is a mounted version of GND and is connected to GND at only one point.

Change REFIN to +3V to get full +12V range. 680nf cap to GND allows max +10V range.

Resistors added as per EVAL-CN0385-FMCZ-Schematic-Rev0.pdf

Title			Telemetry		
Size	Number	6		Revision	
Date:	7/10/2025			Sheet of	
File:	C:\Alum\CCD_DAQ\Telemetry_SchDoc	Drawn By:			

Vccint - 1.0V
 680µF - 1
 4.7µF - 12
 4.7µF - 14
 Vccbram - 1.0V
 100µF - 1
 4.7µF - 3
 Vccaux - 1.8V
 4.7µF - 1
 4.7µF - 3
 4.7µF - 5
 Vcco bank 0 - 3.3V
 4.7µF - 1
 Vcco - all other banks (per bank)
 4.7µF - 1
 4.7µF - 2
 4.7µF - 4

*One 47 µF (or 100 µF) capacitor is required for up to four VCCD banks when powered by the same voltage.

Power up sequence is:
 VCCINT & VCCBRAM & MGTAVCC, VCCAUX, VCCO, MGTAVTT

If VCCINT and VCCBRAM have the same recommended voltage levels then both can be powered by the same supply and ramped simultaneously. If VCCAUX and VCCO have the same recommended voltage levels then both can be powered by the same supply and ramped simultaneously.

If all of the Quads in a power supply group are not used, the associated power pins can be left unconnected or tied to ground.








Table 2-4: PCB Capacitor Specifications

Ideal Value	Value Range ⁽¹⁾	Body Size ⁽²⁾	Type	ESL Maximum	ESR Range ⁽³⁾	Voltage Rating ⁽⁴⁾	Suggested Part Number
680 µF	C > 680 µF	2917/D/7343	2-Terminal Tantalum	2.0 nH	5 mΩ < ESR < 40 mΩ	2.5V	T530X687M006ATE018
330 µF	C > 330 µF	2917/D/7343	2-Terminal Tantalum	1 nH	5 mΩ < ESR < 40 mΩ	2.5V	T520V337M2R5ATE025
330 µF	C > 330 µF	2917/D/7343	2-Terminal Niobium Oxide	1 nH	5 mΩ < ESR < 100 mΩ	2.5V	NOSD337M002#0035
100 µF	C > 100 µF	1210	2-Terminal Tantalum Ceramic X7R or X5R	1 nH	1 mΩ < ESR < 40 mΩ	2.5V	GRM32ER60J1107ME20L
47 µF	C > 47 µF	1210	2-Terminal Ceramic X7R or X5R	1 nH	1 mΩ < ESR < 40 mΩ	6.3V	GRM32ER70J476ME20L
4.7 µF	C > 4.7 µF	0805	2-Terminal Ceramic X7R or X5R	0.5 nH	1 mΩ < ESR < 20 mΩ	6.3V	GRM21BR71A475KA73

Ideal Value	Value Range ⁽¹⁾	Body Size ⁽²⁾	Type	ESL Maximum	ESR Range ⁽³⁾	Voltage Rating ⁽⁴⁾	Suggested Part Number
0.47 µF	C > 0.47 µF	0603	2-Terminal Ceramic X7R or X5R	0.5 nH	1 mΩ < ESR < 20 mΩ	6.3V	GRM188R70J474KA01



Refer to UG480 for Layout guidelines















Table 2-1: Required PCB Capacitor Quantities per Device: Artix-7 Devices⁽¹⁾⁽²⁾

Package	Device	VCCINT						VCCBRAM				VCCAUX			VCCO Bank 0	VCCO all other Banks (per Bank)			
		680 µF	330 µF	100 µF	47 µF	4.7 µF	0.47 µF	100 µF	47 µF	4.7 µF	0.47 µF	47 µF	4.7 µF	0.47 µF	47 µF	47 µF or 100 µF ⁽³⁾	4.7 µF	0.47 µF	
FBG484	XC7A200T	1	0	0	0	12	14	1	0	0	3	1	3	5	1	1	2	4	
FBV484	XQ7A200T																		
RB484																			





Artix 7 does not need fansink as per AC701 development board





We need to determine if we're going to put a PI filter between the output of the DC/DC converter and the input of the LDO.






VinMin = 11.0V
 VinMax = 14.0V
 Vout = -18.0V
 Iout = 0.1A

This supply design was created using TI Webench application. Refer to "V-18V_100ma_12in.pdf" document for information regarding details of this design.


We need to determine if we're going to put a PI filter between the output of the DC/DC converter and the input of the LDO.



Make sure that the TPS7A33 is not enabled before the AD5293 is powered up.

Connect ALL DIGPOT signal pins to +3.3v bank


7.87k resistor added to limit the max voltage of the TPS7A33 to -15.926V. This will eliminate the possibility of the regulator operating in Dropout mode.



$V_{inMin} = 11.0V$
 $V_{inMax} = 14.0V$
 $V_{out} = 100.0V$
 $I_{out} = 0.05A$

This supply design was created using TI
 Webench application. Refer to
 "100v_50ma_12in.pdf" document for
 information regarding details of this design.






We need to determine if we're going to put a PI filter between the output of the DC/DC converter and the input of the LDO.


























Connect ALL DIGPOT signal pins to +3.3v bank

Connect EN pin to digital voltage > 2V (2.5V or 3.3V bank)
 Make sure that the TPS7A4001 is not enabled before the ADS293 is powered up.


1.33k resistor added to limit the max voltage of the TPS7A4001 to 88.46V. This will eliminate the possibility of the regulator operating in Dropout mode.








SPR_CLKA TP15



MAX14802
 Voltages connected to COMx and NOx should be disabled until the MAX14802 is powered up.



Cannot open file C:\Altium\ecad_daq\RTD Circuits.png. File does not exist.

From document "12CH_Board_V3_Full_Schematics_with_ECOs-v4.pdf"

