













Resistors are 1%.

Revisions:	<p style="text-align: center;"><b>LBL</b></p> <p style="text-align: center;">Engineering Science Department One Cyclotron Road Berkeley, California 94720</p>				
	Design File Name = C:\BEBEK\ORCAD\HV_BOARD\HV_BOARD_7.DSN				
Engineer:	Title: <b>CCD bias and substrate voltage generator</b>				
Designer:	Project:				
DWG NO.:	<Doc>	Size: C	Modify Date: Tuesday, April 11, 2006	Sheet 1 of 5	Rev 7




LT1129  
 $V_{OUT} = 3.75V \cdot (1 + R2/R1) + IADJ \cdot R2$   
 $R2 = (V_{OUT} - 3.75V) / (3.75V/R1 + IADJ)$   
 $IADJ = 150 \text{ nA at } 25^\circ\text{C}$


LT1175  
 $R1 = 3.8V / I_{DIV}$   
 $R2 = R1 \cdot (V_{OUT} - 3.8V) / (3.8V + R1 \cdot I_{FB})$   
 $V_{OUT} = 3.8V + (3.8V + R1 \cdot I_{FB}) \cdot R2 / R1$   
 $I_{DIV} = 25 \text{ uA}$   
 $I_{FB} = 75 \text{ nA}$

Revisions:	<p><b>LBNL</b> Engineering Science Department One Cyclotron Road Berkeley, California 94720</p>			
Design File Name = C:\BEBEKOR\ADHV_BOARD\HW_BOARD.7.DSN	<p><b>ARC GEN II interface</b></p>			
Engineer:	Project:			
Designer:				
DWG NO. <Doc>	Size <C>	Modify Date: Tuesday, April 11, 2006	Sheet 2 of 5	Rev 7


DAC IN 0 - +5V gives 0 - -25V



DAC IN 0 - +5V gives 0 - -25V



DAC IN 0 - +5V gives 0 - +5V





Revisions:	<b>LBNL</b> Engineering Science Department One Cyclotron Road Berkeley, California 94720		
Design File Name:	C:\BEBEKORCAD\HW_BOARD\HW_BOARD_7.DSN		
Engineer:	<b>Bias drivers</b>		
Designer:	<b>&lt;Project&gt;</b>		
DWG NO:	<Doc>	Size: [C]	Modify Date: Tuesday, April 11, 2006
Sheet	3	of	5
Rev	7		

For UP-0.3 power supply R78 =  
 604 for 4V for 50V  
 11.3k for 8V for 100V  
 33.0k for 16V for 200V

For UP-0.1 power supply R78 =  
 53.6k for 24V for 100V  
 22.1k for 12V for 50V


Matsusada  
 UP-0.3 300V supply or  
 UP-0.1 100V supply  
 0-24V input 0 to full scale




LT1129  
 $V_{OUT} = 3.75V * (1 + R2/R1) + IADJ * R2$   
 $R2 = (V_{OUT} - 3.75V) / (3.75V/R1 + IADJ)$   
 $VADJ = 3.75V$   
 $IADJ = 150 \text{ nA at } 25^\circ\text{C}$

VSUB BIAS LEVEL AND RAMP  
 SLOPE CAN BE BOTH  
 CONTROLLED BY DAC 0 TO +5V.

Offset adjust,  
 if needed.



Revisions:	<b>LBNL</b> Engineering Science Department One Cyclotron Road Berkeley, California 94720			
Design File Name = C:\BEBEKORCAL\HW_BOARD\HW_BOARD_7.DSN				
Engineer:	<b>CCD ERASE RAMP GENERATOR 8</b>			
Designer:				
DWG NO. <Doc>	Size <C>	Modify Date: Tuesday, April 11, 2006	Sheet 5 of 5	Rev 7



Revisions:	<h1 style="text-align: center;">LBNL</h1> <p style="text-align: center;">Engineering Science Department One Cyclotron Road Berkeley, California 94720</p>		
	C:\BEBEKORCAD\HV_BOARD\HV_BOARD_7.DSN		
Engineer: <Engineer>	Title: <b>Output connector</b>		
Designer: <Designer>	Project: <b>&lt;Project&gt;</b>		
DWG NO.: <Doc>	Size: <Drawing Size>	Modify Date: Tuesday, April 11, 2006	Sheet 4 of 5
			Rev <b>7</b>

